## HD49335F/HF

CDS/PGA \& 10-bit A/D TG Converter

## Description

The HD49335F/HF is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 10-bit $\mathrm{A} / \mathrm{D}$ converter and timing generator in a single chip.

There are address map and timing generator charts besides this specification. May be contacted to our sales department if examining the details.

## Functions

- Correlated double sampling
- PGA
- Serial interface control
- 10-bit ADC
- Timing generator
- Operates using only the 3 V voltage
- Corresponds to switching mode of power dissipation and operating frequency

Power dissipation: 220 mW (Typ), maximum frequency: 36 MHz (HD49335HF)
Power dissipation: 150 mW (Typ), maximum frequency: 25 MHz (HD49335F)

- ADC direct input mode
- QFP 64-pin package


## Features

- Suppresses low-frequency noise, which output from CCD by the correlated double sampling.
- The S/H response frequency characteristics for the reference level can be adjusted using values of external parts and registers.
- High sensitivity is achieved due to the high $\mathrm{S} / \mathrm{N}$ ratio and a wide dynamic range provided by a PG amplifier.
- PGA, pulse timing, standby mode, etc., is achieved via a serial interface.
- High precision is provided by a 10 -bit-resolution A/D converter.
- Difference encoded gray code can be selected as an A/D output code. It is effective in suppression of solarization (wave pattern). It is patented by Renesas.
- Timing generator generates the all of pulse which are needed for CCD driving.


## Pin Arrangement



## Pin Description

| Pin No. | Symbol | Description | 1/0 | Analog(A) <br> Digital(D) | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ID | Odd/even number line detecting pulse output pin | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 2 | DV $\mathrm{Ss}^{1,2}$ | CDS Digital ground + ADC output buffer ground (0 V) | - | D |  |
| 3 to 12 | D0 to D9 | Digital output (D0; LSB, D9; MSB) | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 13 | DV $\mathrm{DD}^{2}$ | ADC output buffer power supply (3 V) | - | D |  |
| 14 | DVss3 | General ground for TG ( 0 V ) | - | D |  |
| 15 | CLK_in | CLK input ( $\max 72 \mathrm{MHz}$ ) | 1 | D |  |
| 16 | HD_in | HD input | I/O | D |  |
| 17 | VD_in | VD input | I/O | D |  |
| 18 | Reset | Hardware reset (for DLL reset) | I | D | Schmitt trigger |
| 19 | RG | Reset gate pulse output | O | D | $3 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 20 | DV DD 3 | General power supply for TG (3 V) | - | D |  |
| 21 | $\mathrm{DV}_{\mathrm{DD}} 4$ | H1 buffer power supply (3 V) | - | D |  |
| 22 | H1A | H.CCD transfer pulse output-1A | 0 | D | $30 \mathrm{~mA} / 165 \mathrm{pF}$ |
| 23 | 1/2clk_0 | CLK_in 2 divided output. 3 divided output at 3 divided mode | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 24 | $\mathrm{DV}_{\text {ss }} 4$ | H 1 buffer ground (0 V) | - | D |  |
| 25 | DVss4 | H1 buffer ground (0 V) | - | D |  |
| 26 | H2A | H.CCD transfer pulse output-2A | 0 | D | $30 \mathrm{~mA} / 165 \mathrm{pF}$ |
| 27 | 1/4clk_0 | CLK_in 4 divided output. 6 divided output at 3 divided mode | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 28 | DV DD 4 | H2 buffer power supply (3 V) | - | D |  |
| 29 | DV DD 3 | General power supply for TG (3 V) | - | D |  |

## Pin Description (cont.)

| Pin No. | Symbol | Description | 1/0 | Analog(A) or Digital(D) | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 30 | XV1 | V.CCD transfer pulse output-1 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 31 | XV2 | V.CCD transfer pulse output-2 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 32 | XV3 | V.CCD transfer pulse output-3 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 33 | XV4 | V.CCD transfer pulse output-4 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 34 | CH1 | Read out pulse output-1 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 35 | CH2 | Read out pulse output-2 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 36 | CH3 | Read out pulse output-3 | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 37 | CH4 | Read out pulse output-4/XV6 at stripe mode | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 38 | XSUB | Pulse output for electronic shutter | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 39 | SUB_SW | SUB voltage control output-1. ADCK input | 1/O | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 40 | SUB_PD | SUB voltage control output-2/ XV5 at stripe mode | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 41 | STROB | Flash control output. Input Vgate at Hi of pin 61 | 1/O | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 42 | $\mathrm{DV}_{\text {ss }} 3$ | General ground for TG (0 V) | - | D |  |
| 43 | $\mathrm{AV}_{\text {Ss }}$ | Analog ground (0 V) | - | A |  |
| 44 | ADC_in | AD converter input pin | 1 | A |  |
| 45 | BIAS | Bias standard resistance | - | A |  |
| 46 | VRB | ADC bottom standard voltage ( $0.1 \mu \mathrm{~F}$ for GND) | - | A |  |
| 47 | VRT | ADC top standard voltage ( $0.1 \mu \mathrm{~F}$ for GND) | - | A |  |
| 48 | VRM | ADC middle standard voltage ( $0.1 \mu \mathrm{~F}$ for GND) | - | A |  |
| 49 | $\mathrm{AV}_{\mathrm{DD}}$ | Analog power supply (3 V) | - | A |  |
| 50 | BLKC | Black level C pin (1000 pF for GND) | - | A |  |
| 51 | CDS_in | CDS input pin | 1 | A |  |
| 52 | $\mathrm{AV}_{\mathrm{DD}}$ | Analog power supply (3 V) | - | A |  |
| 53 | BLKFB | Black level FB pin ( $1 \mu \mathrm{~F}$ between BLKFB and BLKSH) | 1 | A |  |
| 54 | BLKSH | Black level S/H pin | O | A |  |
| 55 | $\mathrm{AV}_{\text {ss }}$ | Analog ground (0 V) | - | A |  |
| 56 | Test2 | H: Normal operation, L: CDS single operation mode Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM, Input 39; ADCK, Input 40; SP2, Input 41; SP1 | 1 | D |  |
| 57 | Test1 | L: Slave mode, H: Master mode | 1 | D |  |
| 58 | DLL_C | Analog delay DLL external C pin (100 pF for GND) | O | A |  |
| 59 | DV $\mathrm{DD}^{1}$ | Digital power supply (3 V) CDS, PAG, ADC part | - | D |  |
| 60 | MON | Pulse monitor (SP1, SP2, ADCK, OBP, CPDM, PBLK input) | 0 | D | $2 \mathrm{~mA} / 10 \mathrm{pF}$ |
| 61 | 41cont | Input STROB $=$ pin 41, Input SUB_SW $=$ pin 39 at Low <br> Input Vgate $=$ pin 41, Input ADCK $=$ pin 39 at Hi | 1 | D |  |
| 62 | CS | Serial data CS at CDS part | I | D |  |
| 63 | SDATA | Input serial data | 1 | D |  |
| 64 | SCK | Input serial clock | 1 | D |  |

## Input/Output Equivalent Circuit

| Pin Name |  | Equivalent Circuit |
| :---: | :---: | :---: |
| Digital output | D0 to D9, HD_in, VD_in, H1A, H2A, 1/2clk_o, 1/4clk_o, 41cont, SUB_SW, SUB_PD |  |
|  | ID, RG, MON, XV1 to XV4, CH 1 to $\mathrm{CH} 4, \mathrm{XSUB}$ |  |
| Digital input | CLK_in, HD_in, VD_in, ADCLK, OBP, SPBLK, SPSIG, CS, SCK, SDATA, PBLK, OEB, Reset, Test1, Test2, SUB_SW, STROB | Note: Only OEB is pulled down to about $70 \mathrm{k} \Omega$. |
| Analog | CDS_in |  |
|  | ADC_in |  |
|  | BLKSH, BLKFB, BLKC |  |
|  | VRT, VRM, VRB |  |
|  | BIAS |  |

## Block Diagram



## Internal Functions

## Functional Description

- CDS input
- CCD low-frequency noise is suppressed by CDS (correlated double sampling).
- The signal level is clamped at 14 LSB to 76 LSB by resister during the OB period. $*^{1}$
- Gain can be adjusted using 8 bits of register ( 0.132 dB steps) within the range from -2.36 dB to $31.40 \mathrm{~dB} . *^{2}$
- ADC input
- The center level of the input signal is clamped at 512 LSB (Typ).
- Gain can be adjusted using 8 bits of register ( 0.01784 times steps, register settings) within the range from 0.57 times $(-4.86 \mathrm{~dB})$ to 5.14 times $(14.22 \mathrm{~dB}) . *^{2}$
- Automatic offset calibration of PGA and ADC
- DC offset compensation feedback for CCD and CDS
- Pre-blanking
- Digital output is fixed at clamp level
- Digital outputs enable function

Note: 1. It is not covered by warranty when 14LSB settings
2. Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

## Operating Description

Figure 1 shows CDS/PGA + ADC function block.


Figure 1 CDS/PGA Functional Block Diagram

1. CDS (Correlated Double Sampling) Circuit

The CDS circuit extracts the voltage differential between the black level and a signal including the black level. The black level is directly sampled at C1 by using the SP1 pulse, buffered by the SHAMP, then provided to the CDSAMP.
The signal level is directly sampled at C2 by using the SP2 pulse, and then provided to CDSAMP (see figure 1). The difference between these two signal levels is extracted by the CDSAMP, which also operates as a programmable gain amplifier at the previous stage. The CDS input is biased with VRT (2 V). During the PBLK period, the above sampling and bias operation are paused.
2. PGA Circuit

The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 8 bits of register.
The equation below shows how the gain changes when register value N is from 0 to 255 .
In CDSIN mode: Gain $=(-2.36 \mathrm{~dB}+0.033 \mathrm{~dB}) \times \mathrm{N}($ LOG linear $)$.
In ADCIN mode: Gain $=(0.57$ times +0.001784 times $) \times \mathrm{N}$ (linear).
Full-scale digital output is defined as 0 dB (one time) when 1 V is input.
3. Automatic Offset Calibration Function and Black-Level Clamp Data Settings

The DAC DC voltage added to the output of the PGA amplifier is adjusted by automatic offset calibration. The data, which cancels the output offset of the PGA amplifier and the input offset of the ADC, and the clamp data ( 14 LSB to 76 LSB) set by register are added and input to the DAC.
The automatic offset calibration starts automatically after the RESET mode set by register is cancelled and terminates after 40000 clock cycles (when fclk $=20 \mathrm{MHz}, 2 \mathrm{~ms}$ ).
4. DC Offset Compensation Feedback Function

Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets (including the CCD offset and the CDSAMP offset) are compensated for.
The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged by the current DAC (see figure 1).
The open-loop differential gain $(\Delta \mathrm{Gain} / \Delta \mathrm{H})$ per 1 H of the feedback loop is given by the following equation. 1 H is the one cycle of the OBP.

$$
\begin{aligned}
& \Delta \mathrm{Gain} / \Delta \mathrm{H}=0.078 /(\mathrm{fclk} \times \mathrm{C} 3) \text { (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor) } \\
& \text { Example:When fclk }=20 \mathrm{MHz} \text { and } \mathrm{C} 3=1.0 \mu \mathrm{~F}, \Delta \mathrm{Gain} / \Delta \mathrm{H}=0.0039
\end{aligned}
$$

When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop gain is increased by a multiple of N . Loop gain multiplication factor N can be selected from 2 times, 4 times, 8 times, or 16 times by changing the register settings (see table 1). Note that the open-loop differential gain ( $\Delta \mathrm{Gain} / \Delta \mathrm{H}$ ) must be one or lower. If it is two or more, oscillation occurs.
The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be selected from $1 \mathrm{H}, 2 \mathrm{H}, 4 \mathrm{H}$, or 8 H . If the offset error is over 16 LSB , the high-speed lead-in operation continues, and when the offset error is 16 LSB or less, the operation returns to the normal loop-gain operation after $1 \mathrm{H}, 2 \mathrm{H}, 4$ H , or 8 H depending on the register settings. (Refer to table 2.)

Table 1 Loop Gain Multiplication Factor during High-Speed Lead-In Operation

| HGain-Nsel <br> (register settings) |  | Multiplication <br> Factor N |
| :---: | :---: | :---: |
| [0] | [1] |  |
| L | L | 8 |
| H | L | 8 |
| L | H | 16 |
| H | H | 32 |

Table 2 High-Speed Lead-In Operation Cancellation Time

| $\begin{gathered} \text { HGstop-Hsel } \\ \text { (register settings) } \end{gathered}$ |  | CancellationTime |
| :---: | :---: | :---: |
| [0] | [1] |  |
| L | L | 1 H |
| H | L | 2 H |
| L | H | 4 H |
| H | H | 8 H |

5. Pre-Blanking Function

During the PBLK input period, the CSD input operation is separated and protected from the large input signal. The ADC digital output is fixed to clamp data ( 14 to 76 LSB).

6．ADC Digital Output Control Function
The ADC digital output includes the functions output enable，code conversion，and test mode．Tables 3， 4 and 5 show the output functions and the codes．
Table 3 ADC Digital Output Functions

| ¢ | $\begin{aligned} & \text { 응 } \\ & \underset{1}{4} \end{aligned}$ | $\begin{aligned} & \stackrel{\Sigma}{\underset{\sim}{\sim}} \\ & \underset{\sim}{2} \end{aligned}$ | $\underset{\beth}{Z}$ | $\sum$ | $\begin{aligned} & \underline{y} \\ & \frac{1}{0} \\ & \hline \end{aligned}$ | ADC Digital Output |  |  |  |  |  |  |  |  |  | Operating Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ¢ |  |  |  |  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| H | X | X | X | X | X | $\mathrm{Hi}-\mathrm{Z}$ |  |  |  |  |  |  |  |  |  | Low－power wait state |
| L | L | L | L | L | L | Same as in table 4. |  |  |  |  |  |  |  |  |  | Normal operation |
|  |  |  | L | H | L | D9 is inverted in table 4. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | H | L | L | D8 to D0 are inverted in table 4. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | H | H | L | D9 to D0 are inverted in table 4. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | X | X | H | Output code is set up to Clamp Level． |  |  |  |  |  |  |  |  |  | Pre－blanking Normal operation |
|  |  | H | L | L | L | Same as in table 5. |  |  |  |  |  |  |  |  |  | Normal operation |
|  |  |  | L | H | L | D9 is inverted in table 5. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | H | L | L | D8 to D0 are inverted in table 5. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | H | H | L | D9 to D0 are inverted in table 5. |  |  |  |  |  |  |  |  |  |  |
|  |  |  | X | X | H | Output code is set up to Clamp Level． |  |  |  |  |  |  |  |  |  | Pre－blanking |
|  | H | X | L | L | X | H | L | H | L | H | L | H | L | H | L | Test mode |
|  |  |  | L | H | X | L | L | H | L | H | L | H | L | H | L |  |
|  |  |  | H | L | X | H | H | L | H | L | H | L | H | L | H |  |
|  |  |  | H | H | X | L | H | L | H | L | H | L | H | L | H |  |

Note：1．STBY，TEST，LINV，and MINV are set by register．

Table 4 ADC Output Code（Binary）

| Output Pin |  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Steps | 3 | L | L | L | L | L | L | L | L | H | H |
| codes |  | 4 | L | L | L | L | L | L | L | H | L | L |
|  |  | 5 | L | L | L | L | L | L | L | H | L | H |
|  |  | 6 | L | L | L | L | L | L | L | H | H | L |
|  |  |  | 号 | ： | ： | 号 | H | 号 | H | 号 | $\vdots$ | H |
|  |  | 511 | L | H | H | H | H | H | H | H | H | H |
|  |  | 512 | H | L | L | L | L | L | L | L | L | L |
|  |  | － | $\vdots$ | 号 | 号 | 号 | $\dot{H}$ | $\vdots$ | $\vdots$ | 号 | $\vdots$ |  |
|  |  | 1020 | H | H | H | H | H | H | H | H | L | L |
|  |  | 1021 | H | H | H | H | H | H | H | H | L | H |
|  |  | 1022 | H | H | H | H | H | H | H | H | H | L |
|  |  | 1023 | H | H | H | H | H | H | H | H | H | H |

Table 5 ADC Output Code（Gray）

| Output Pin |  |  | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | Steps | 3 | L | L | L | L | L | L | L | L | H | L |
| codes |  | 4 | L | L | L | L | L | L | L | H | H | L |
|  |  | 5 | L | L | L | L | L | L | L | H | H | H |
|  |  | 6 | L | L | L | L | L | L | L | H | L | H |
|  |  | $\vdots$ | 仡 | $\vdots$ | $\vdots$ | $\vdots$ | ： | $\vdots$ | 仡 | $\vdots$ | $\vdots$ | $\vdots$ |
|  |  | 511 | L | H | L | L | L | L | L | L | L | L |
|  |  | 512 | H | H | L | L | L | L | L | L | L | $\stackrel{L}{4}$ |
|  |  | 引 | ． | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
|  |  | 1020 | H | L | L | L | L | L | L | L | H | L |
|  |  | 1021 | H | L | L | L | L | L | L | L | H | H |
|  |  | 1022 | H | L | L | L | L | L | L | L | L | H |
|  |  | 1023 | H | L | L | L | L | L | L | L | L | L |

7. Adjustment of Black-Level S/H Response Frequency Characteristics

The CR time constant that is used for sampling/hold $(\mathrm{S} / \mathrm{H})$ at the black level can be adjusted by changing the register settings, as shown in table 6.

## Table 6 SHSW CR Time Constant Setting

|  | SHSW-fsel (Register setting) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [0] [1] [2] | [0] [1] [2] [3 | [0] [1] [2] [3 | [0][1] [2] [3] | [3] [0] | [0] [1] [2] [3] | [0] [1] [2] |  | D] [1] [2] | [3] $[0$ | 0] [1] [2] |
|  | L L L | H L L L | L H L L | H H L | L | L L H L | H L H | L | L H H | L H | H H H L |
| CR Time Constant (Typ) (cutoff frequency conversion) | $\begin{aligned} & 2.20 \mathrm{nsec} \\ & (72 \mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & 2.30 \mathrm{nsec} \\ & (69 \mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & 2.51 \mathrm{nsec} \\ & (63 \mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & 2.64 \mathrm{nsec} \\ & (60 \mathrm{MHz}) \end{aligned}$ | $\begin{aligned} & 2.93 \mathrm{nsec} \\ & (54 \mathrm{MHz}) \end{aligned}$ |  | $\begin{aligned} & 3.11 \mathrm{nsec} \\ & (51 \mathrm{MHz}) \end{aligned}$ |  | $\begin{aligned} & 3.52 \mathrm{nsec} \\ & (45 \mathrm{MHz}) \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.77 \mathrm{nsec} \\ & \text { (42 MHz) } \end{aligned}$ |

SHSW-fsel (Register setting)

 CR Time Constant (Typ)
 (cutoff frequency conversion)
8. The SHAMP frequency characteristics can be adjusted by changing the register settings and the C 4 value of the external pin.
The settings are shown in table 7.
Values other than those shown in the table 7 cannot be used.


Recommendation value of $C$ is 1000 pF

## Table $7 \quad$ SHAMP Frequency Characteristics Setting

| LoPwr <br> (Register setting) | SHA-fsel (Register setting) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | [0] | $\mathbf{L}$ | [1] | [0] | [1] | [0] | [1] | [0] |
|  | 230 MHz | $\mathbf{H}$ | $\mathbf{L}$ | $\mathbf{L}$ | $\mathbf{H}$ | $\mathbf{H}$ | $\mathbf{H}$ |  |
|  | 6800 pF | 116 MHz | 75 MHz | 56 MHz |  |  |  |  |
|  | $(240 \mathrm{pF})$ | 10000 pF | 13000 pF | 18000 pF |  |  |  |  |
|  | 100 MHz | $(270 \mathrm{pF})$ | $(300 \mathrm{pF})$ | $(360 \mathrm{pF})$ |  |  |  |  |
| "Hi" | 49 MHz | 32 MHz | 24 MHz |  |  |  |  |  |
|  | 10000 pF | 15000 pF | 22000 pF | 27000 pF |  |  |  |  |
|  | $(560 \mathrm{pF})$ | $(620 \mathrm{pF})$ | $(750 \mathrm{pF})$ | $(820 \mathrm{pF})$ |  |  |  |  |

Note: Upper line : SHAMP cutoff frequency (Typ)
Middle line: Standard value of C4 (maximum value is not defined)
Lower line : Minimum value of C4 (do not set below this value)

## Timing Chart

Figure 2 shows the timing chart when CDSIN and ADCIN input modes are used.


Figure 2 Output Timing Chart when CDSIN and ADCIN Input Modes are Used

- The ADC output (D0 to D9) is output at the rising edge of the ADCLK in both modes.
- Pipe-line delay is ten clock cycles when CDSIN is used and nine when ADCIN is used.
- In ADCIN input mode, the input signal is sampled at the rising edge of the ADCLK.


## Detailed Timing Specifications

## Detailed Timing Specifications when CDSIN Input Mode is Used

Figure 3 shows the detailed timing specifications when the CDSIN input mode is used, and table 8 shows each timing specification.


Figure 3 Detailed Timing Chart when CDSIN Input Mode is Used
Table 8 Timing Specifications when the CDSIN Input Mode is Used

| No. | Timing | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ | Black-level signal fetch time | $\mathrm{t}_{\mathrm{CDS} 1}$ | - | $(1.5)$ | - | ns |
| $(2)$ | SP1 'Hi' period | $\mathrm{t}_{\mathrm{CDS} 2}$ | Typ $\times 0.8$ | $1 / 4 \mathrm{f}_{\mathrm{CLK}}$ | Typ $\times 1.2$ | ns |
| $(3)$ | Signal-level fetch time | $\mathrm{t}_{\mathrm{CDS} 3}$ | - | $(1.5)$ | - | ns |
| $(4)$ | SP2 'Hi' period | $\mathrm{t}_{\mathrm{CDS} 4}$ | Typ $\times 0.8$ | $1 / 4 \mathrm{f}_{\mathrm{CLK}}$ | Typ $\times 1.2$ | ns |
| $(5)$ | SP1 falling to SP2 falling time | $\mathrm{t}_{\mathrm{CDS} 5}$ | Typ $\times 0.85$ | $1 / 2 \mathrm{f}_{\mathrm{CLK}}$ | Typ $\times 1.15$ | ns |
| $(6)$ | SP1 falling to ADCLKK rising inhibit time | $\mathrm{t}_{\mathrm{CDS} 6}$ | - | $(5)$ | - | ns |
| $(7),(8)$ | ADCLK twh min./twL min | $\mathrm{t}_{\mathrm{CDS} 7,8}$ | 11 | - | - | ns |
| $(9)$ | ADCLK rising to digital output holding time | $\mathrm{t}_{\mathrm{CHLD9}}$ | - | $(7)$ | - | ns |
| $(10)$ | ADCLK rising to digital output delay time | $\mathrm{t}_{\mathrm{COD} 10}$ | - | $(16)$ | - | ns |
| $(11)$ | H 1 rising to ADCLK rising time | $\mathrm{t}_{\mathrm{CDS} 11}$ | - | $\left(1 / 4 \mathrm{f}_{\mathrm{CLK}}\right)$ | - | ns |
| $(12)$ | H 1 rising to SPSIG falling time | $\mathrm{t}_{\mathrm{CDS} 12}$ | - | $\left(1 / \mathrm{f}_{\mathrm{CLK}}\right)$ | - | ns |
| $(13)$ | H 1 rising to SPBLK falling time | $\mathrm{t}_{\mathrm{CDS} 13}$ | - | $\left(1 / 2 \mathrm{f}_{\mathrm{CLK}}\right)$ | - | ns |

## OBP Detailed Timing Specifications

Figure 4 shows the OBP detailed timing specifications.
The OB period is from the fifth to the twelfth clock cycle after the OB pulse is inputted. The average of the black signal level is taken for eight input cycles during the OB period and it becomes the clamp level (DC standard).


Note: 1. Shifts $\pm 1$ clock cycle depending on the OBP input timing.
Figure 4 OBP Detailed Timing Specifications

## Detailed Timing Specifications at Pre-Blanking

Figure 5 shows the pre-blanking detailed timing specifications.


Figure 5 Detailed Timing Specifications at Pre-Blanking

## Detailed Timing Specifications when ADCIN Input Mode is Used

Figure 6 shows the detailed timing chart when ADCIN input mode is used, and table 9 shows each timing specification.


Figure 6 Detailed Timing Chart when ADCIN Input Mode is Used
Table 9 Timing Specifications when ADCIN Input Mode is Used

| No. | Timing | Symbol | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $(1)$ | Signal fetch time | $\mathrm{t}_{\mathrm{ADC} 1}$ | - | $(6)$ | - | ns |
| $(2),(3)$ | ADCLK $\mathrm{t}_{\mathrm{wH}}$ min./twL min. | $\mathrm{t}_{\mathrm{ADC2}, 3}$ | $\operatorname{Typ} \times 0.85$ | $1 / 2 f_{\mathrm{ADCLK}}$ | Typ $\times 1.15$ | ns |
| $(4)$ | ADCLK rising to digital output hold time | $\mathrm{t}_{\mathrm{AHLD} 4}$ | - | $(14.5)$ | - | ns |
| $(5)$ | ADCLK rising to digital output delay time | $\mathrm{t}_{\mathrm{AOD} 5}$ | - | $(23.5)$ | - | ns |

## Dummy Clamp

It adjusts the mis-clamp which occurs when taking the photo under the highlight conditions. (Like a sun) Normally it woks with the OB clamp, however when black level is out of the range caused by hightlight enter to OB part, it changes to clamp processing by dummy bit level. Resister settings are follows.

| D12, D11, D10 of address H'F7 (Dummy CP) | D8, D8 of address H'F7 (DMCG) |
| :---: | :---: |
| $0,0,0 ;$ OFF | The amount of feed back current can be |
| $0,0,1 ;+32$ | reduced with only dummy clamp. |
| $0,1,0 ;+64$ | Data $=0: 1 / 4$ |
| $0,1,1 ;+96$ | $1: 1 / 8$ |
| $\vdots$ | $2: 1 / 16$ |
| $:$ | $3: 1 / 32$ |

The amount of offset are changes automatically depends on PGA gain in the LSI.

```
D8, D8 of address H'F7 (DMCG)
    The amount of feed back current can be
    reduced with only dummy clamp.
    Data = 0:1/4
        1:1/8
    2.1/16
```

d


Note: OB/Dummy switching part has $1 / 8$ hysteresis of threshold value.
Figure 7 Internal Bias Circuitry

## Absolute Maximum Ratings

$$
\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)
$$

| Item | Symbol | Ratings | Unit |
| :--- | :--- | :--- | :--- |
| Power supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.1 | V |
| Analog input voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.3 to $\mathrm{AV} \mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Digital input voltage | $\mathrm{V}_{\mathrm{I}}$ | -0.3 to $\mathrm{DV} \mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Operating temperature range | Ta | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | Pt | 590 | mW |
| Storage temperature | Tstg | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Power supply voltage | Vopr | 2.70 to 3.30 | V |

Note: $A V_{D D}, A V_{S S}$ are analog power source systems of CDS, PGA, and ADC.
$D V_{D D} 1, D V_{S S} 1$ are digital power source systems of CDS, PGA and ADC.
$D V_{D D} 2, D V_{S S} 2$ are buffer power source systems of ADC output.
$D V_{D D} 3, D V_{S S} 3$ are general digital power source systems of TG.
$D V_{D D} 4, D V_{S S} 4$ are buffer power source systems of H 1 and H 2 .

- Pin 2 multi bonds the $\mathrm{DV}_{\mathrm{SS}} 1$ and $\mathrm{DV}_{\mathrm{SS}} 2$
- When pin 64 is set to Low, pin $41=$ STROB output, pin $39=$ SUB_SW output When Hi, pin $41=$ Vgate input, pin $39=$ ADCK input


## Electrical Characteristics

(Unless othewide specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=3.0 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{BIAS}}=33 \mathrm{k} \Omega$ )

- Items Common to CDSIN and ADCIN Input Modes

| Item | Symbol | Min | Typ | Max | Unit | Test Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply voltage range | $V_{D D}$ | 2.70 | 3.00 | 3.30 | V |  |  |
| Conversion frequency | $\mathrm{f}_{\text {CLK }} \mathrm{hi}$ | 20 | - | 36 | MHz | LoPwr $=$ low *2 | HD49335HF |
|  | fCLK low | 5.5 | - | 25 | MHz | LoPwr $=$ high *2 | HD49335F |
| Digital input voltage | $\mathrm{V}_{\mathrm{HH} 2}$ | $2.25 \times \frac{D V_{D D}}{3.0}$ | - | DV DD | V |  | CS, SCK, SDATA |
|  | $\mathrm{V}_{\text {IL2 }}$ | 0 | - | $0.6 \times \frac{D V_{D D}}{3.0}$ | V |  |  |
| Digital output voltage | $\mathrm{V}_{\text {OH }}$ | DV $\mathrm{DD}-0.5$ | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OL }}$ | - | - | 0.5 | V | $\mathrm{l}_{\mathrm{OL}}=+1 \mathrm{~mA}$ |  |
| Digital input current | $\mathrm{I}_{\mathrm{H}}$ | - | - | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{H}}=3.0 \mathrm{~V}$ |  |
|  | $\mathrm{I}_{\text {L }}$ | -50 | - | - | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ |  |
| ADC resolution | RES | 10 | 10 | 10 | bit |  |  |
| ADC integral linearity | INL | - | (2) | - | LSBp-p | $\mathrm{f}_{\text {CLK }}=25 \mathrm{MHz}$ |  |
| ADC differential linearity+ | DNL+ | - | 0.3 | 0.99 | LSB | $\mathrm{f}_{\text {CLK }}=25 \mathrm{MHz}$ | *1 |
| ADC differential linearity- | DNL- | -0.99 | -0.3 | - | LSB | $\mathrm{f}_{\text {CLK }}=25 \mathrm{MHz}$ | *1 |
| Sleep current | $\mathrm{I}_{\text {SLP }}$ | -100 | 0 | 100 | $\mu \mathrm{A}$ | Digital input pin is set to 0 V , output pin is open |  |
| Standby current | $\mathrm{I}_{\text {StBy }}$ | - | 3 | 5 | mA | Digital I/O pin is set to 0 V |  |

Notes: 1. Differential linearity is the calculated difference in linearity errors between adjacent codes.
2. 2 divided mode: $f_{\text {cLK }}=1 / 2 C L K$ in

3 divided mode: $f_{C L K}=1 / 3 C L K \_i n$
3. Values within parentheses () are for reference.

## Electrical Characteristics (cont.)

(Unless othewide specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=3.0 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{BIAS}}=33 \mathrm{k} \Omega$ )

- Items for CDSIN Input Mode

| Item | Symbol | Min | Typ | Max | Unit | Test Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Consumption current (1) | $\mathrm{I}_{\mathrm{DD} 1}$ | - | 84 | 96.6 | mA | $\mathrm{fcLK}=36 \mathrm{MHz}$ | CDSIN mode LoPwr = low |
| Consumption current (2) | $\mathrm{I}_{\text {DD } 2}$ | - | 58 | 66.7 | mA | $\mathrm{f}_{\text {CLK }}=20 \mathrm{MHz}$ | CDSIN mode <br> LoPwr = high |
| CCD offset tolerance range | $\mathrm{V}_{\text {CCD }}$ | (-100) | - | (100) | mV |  |  |
| Timing specifications (1) | $\mathrm{t}_{\text {cDS } 1}$ | - | (1.5) | - | ns |  | Refer to table 8 |
| Timing specifications (2) | $\mathrm{t}_{\text {cos } 2}$ | Typ $\times 0.8$ | $1 / 4 \mathrm{f}_{\text {CLK }}$ | Typ $\times 1.2$ | ns |  |  |
| Timing specifications (3) | $\mathrm{t}_{\text {cos }}$ | - | (1.5) | - | ns |  |  |
| Timing specifications (4) | $\mathrm{t}_{\text {cos4 }}$ | Typ $\times 0.8$ | $1 / 4 \mathrm{f}_{\text {CLK }}$ | Typ $\times 1.2$ | ns |  |  |
| Timing specifications (5) | $\mathrm{t}_{\text {cos5 }}$ | Typ $\times 0.85$ | $1 / 2 \mathrm{f}_{\text {CLK }}$ | Typ $\times 1.15$ | ns |  |  |
| Timing specifications (6) | $\mathrm{t}_{\text {cDS } 6}$ | 1 | 5 | 9 | ns |  |  |
| Timing specifications (7) | $\mathrm{t}_{\text {cos } 7}$ | - | $1 / 2 \mathrm{f}_{\text {CLK }}$ | - | ns |  |  |
| Timing specifications (8) | $\mathrm{t}_{\text {cos8 }}$ | - | $1 / 2 \mathrm{f}_{\text {CLK }}$ | - | ns |  |  |
| Timing specifications (9) | $\mathrm{t}_{\text {chL }}{ }^{\text {g }}$ | - | (7) | - | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |
| Timing specifications (10) | tcodio | - | (16) | - | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |
| Timing specifications (11) | $\mathrm{tcDS11}^{\text {che }}$ | - | (1/4f ${ }_{\text {cLK }}$ ) | - | ns |  |  |
| Timing specifications (12) | tcos12 | - | (1/fcLK) | - | ns |  |  |
| Timing specifications (13) | $\mathrm{t}_{\text {cDS } 13}$ | - | (1/2f ${ }_{\text {cLK }}$ ) | - | ns |  |  |
| Clamp level | CLP(00) | - | (14) | - | LSB |  |  |
|  | CLP(09) | - | (32) | - | LSB |  |  |
|  | CLP(31) | - | (76) | - | LSB |  |  |
| PGA gain at CDS input | AGC(0) | -4.4 | -2.4 | -0.4 | dB |  | *1 |
|  | AGC(63) | 4.1 | 6.1 | 8.1 | dB |  |  |
|  | AGC(127) | 12.5 | 14.5 | 16.5 | dB |  |  |
|  | AGC(191) | 21.0 | 23.0 | 25.0 | dB |  |  |
|  | AGC(255) | 29.4 | 31.4 | 33.4 | dB |  |  |
| DLL operation frequency | DLL_2 | 11 | - | 25 | MHz |  | *2 |
|  | DLL_3 | 7 | - | 11 | MHz |  | *3 |
|  | DLL_4 | 5.5 | - | 7 | MHz |  | *4 |
| T/G 3/1divided operation frequency range | CLK_in3 | 28.6 | - | 28.6 | MHz | $\mathrm{f}_{\text {CLK }}=1 / 3 C L K \_$in3 |  |
| H Buffer output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.94 | 2.97 | - | V | $30 \mathrm{~mA} \mathrm{Buff}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\mathrm{OL}}$ | - | 22 | 47 | MV | $30 \mathrm{~mA} \mathrm{Buff} \mathrm{loL}=,+5 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OH }}$ | 2.89 | 2.94 | - | V | $14 \mathrm{~mA} \mathrm{Buff}, \mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ |  |
|  | VoL | - | 50 | 112 | MV | $14 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{oL}}=+5 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OH }}$ | 2.91 | 2.96 | - | V | $10 \mathrm{~mA} \mathrm{Buff}, \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OL }}$ | - | 36 | 78 | MV | $10 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{oL}}=+3 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OH }}$ | 2.85 | 2.93 | - | V | $4 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\mathrm{OL}}$ | - | 60 | 129 | MV | $4 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{OL}}=+2 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OH }}$ | 2.69 | 2.86 | - | V | $2 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  |
|  | $\mathrm{V}_{\text {OL }}$ | - | 115 | 262 | mV | $2 \mathrm{~mA} \mathrm{Buff}, \mathrm{l}_{\mathrm{OL}}=+2 \mathrm{~mA}$ |  |
| RG output voltage | $\mathrm{V}_{\text {OH }}$ | 2.81 | 2.90 | - | V | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ |  |
|  | VoL | - | 78 | 141 | mV | $\mathrm{loL}=+2 \mathrm{~mA}$ |  |

Notes: 1. Define digital output full scall with 1 V input as 0 dB .
2. Number of master steps: 60 steps, DLL current High
3. Number of master steps: 40 steps, DLL current Low
4. Number of master steps: 60 steps, DLL current Low
5. Values within parentheses () are for reference.

## Electrical Characteristics (cont.)

(Unless othewide specified, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{AV}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=3.0 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{BIAS}}=33 \mathrm{k} \Omega$ )

- Items for ADCIN Input Mode

| Item | Symbol | Min | Typ | Max | Unit | Test Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Consumption current (3) | $\mathrm{I}_{\mathrm{DD} 3}$ | - | 32 | 38.4 | mA | $\mathrm{f}_{\text {CLK }}=36 \mathrm{MHz}$ | ADCIN mode LoPwr = low |
| Consumption current (4) | $\mathrm{I}_{\text {DD4 }}$ | - | 22 | 27.5 | mA | $\mathrm{f}_{\mathrm{CLK}}=25 \mathrm{MHz}$ | ADCIN mode LoPwr = high |
| Timing specifications (14) | $\mathrm{t}_{\text {ADC1 }}$ | - | (6) | - | ns |  | Refer to table 9 |
| Timing specifications (15) | $\mathrm{t}_{\text {ADC2 }}$ | Typ $\times 0.85$ | $1 / 2 f_{\text {ADCLK }}$ | Typ $\times 1.15$ | ns |  |  |
| Timing specifications (16) | $\mathrm{t}_{\text {ADC3 }}$ | Typ $\times 0.85$ | $1 / 2 f_{\text {ADCLK }}$ | Typ $\times 1.15$ | ns |  |  |
| Timing specifications (17) | $\mathrm{t}_{\text {AHLD4 }}$ | - | (14.5) | - | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |
| Timing specifications (18) | $\mathrm{t}_{\text {AOD5 }}$ | - | (23.5) | - | ns | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  |
| Input current at ADC input | $\mathrm{IIN}_{\mathrm{CIN}}$ | -110 | - | 110 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=1.0$ to 2.0 V |  |
| Clamp level at ADC input | OF2 | - | (512) | - | LSB |  |  |
| PGA gain at ADC input | GSL(0) | 0.45 | 0.57 | 0.72 | Times |  |  |
|  | GSL(63) | 1.36 | 1.71 | 2.16 | Times |  |  |
|  | GSL(127) | 2.27 | 2.86 | 3.60 | Times |  |  |
|  | GSL(191) | 3.18 | 4.00 | 5.04 | Times |  |  |
|  | GSL(255) | 4.08 | 5.14 | 6.47 | Times |  |  |

Note: Values within parentheses () are for reference.

## Serial Interface Specifications

## Timing Specifications



Figure 8 Serial Interface Timing Specifications

| Item | Min | Max | Notes: 1. 3 byte continuous communications. |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | - | 5 MHz | 2. Input SCK with 24 clock when CS is Low. |
| $\mathrm{t}_{\text {INT } 1,2}$ | 50 ns | - | 3. It becomes invalid when data communications are stopped on the way. |
| $\mathrm{t}_{\mathrm{su}}$ | 50 ns | - | 4. Data becomes a default with hardware reset. |
| tho | 50 ns | - | 5. Input more than double frequency of SCK to the CLK_in when transfer the serial data. |

## The Kind of Data

Data address has 256 type. H'00 to H'FF


Address map of each data referred to other sheet.
Details of timing generator refer to the timing chart on the other sheet together with this specification.
This specification only explains about the data of CDS part.

## Explanation of Serial Data of CDS Part

Serial data of CDS part are assigned to address H'F0 to H'F8. Functions are follows.


- PGA gain (D0 to D7 of address H'F0)

Details are referred to page 5 block diagram.
At CDS_in mode: $-2.36 \mathrm{~dB}+0.132 \mathrm{~dB} \times \mathrm{N}$ (Log linear)
At ADC_in mode: 0.57 times +0.01784 times $\times \mathrm{N}$ (Times linear)
*: Full-scale digital output is defined as 0 dB when 1 V is input.
Above PGA gain definition means input signal 1 Vp -p to $\mathrm{CDS}_{\mathrm{n}}$ in, and set $\mathrm{N}=18$ (correspond 2.36 dB ), and then PGA outputs the 2 V full-range, and also ADC out puts the full code (1023).
This mean offset gain of PGA has $6 \mathrm{~dB}-2.36 \mathrm{~dB}=3.64 \mathrm{~dB}$, therefore it should be decided that how much dB add on.


Figure 9 Level Dia of PGA

- Test_I1 (D13 to D15 of address H'F0)

It controls the standard current of analog amplifier systems of CDS, PGA. Use data $=4(\mathrm{D} 15=1)$ normally.
When data $=0,50 \%$ current value with default
When data $=4$, default
When data $=7,150 \%$ current value with default


- SLP and STBY (D0, D1 of address H'F1)

SLP: Stop the all circuit. Consumption current of CDS part is less than $10 \mu \mathrm{~A}$. Start up from offset calibration when recover is needed.
STBY: Only the standard voltage generating circuit is operated. Consumption current of CDS part is about 3 mA . Allow 50 H time for feedback clamp is stabilized until recover.

- Output mode (D2 to D4 of address H'F1 and address H'F4 of D6)

It is a test mode. Combination details are table 3 to 5 . Normally set to all 0 .

- SHA-fsel (D8 to D9 of address H'F1)

It is a LPF switching of SH amplifier. Frequency characteristics are referred to page 8. To get rough idea, set the double cut off frequency point with using.

- SHSW-fsel (D10 to D13 of address H'F1)

It is a time constant which sampling the black level of SH amplifier. Frequency characteristics are referred to page 8. To get rough idea, set the double cut off frequency point with using. $\mathrm{S} / \mathrm{N}$ changes by this data, so find the appropriate point with set data to up/down.

- Test_I2 (D14 to D15 of address H’F1)

Current of ADC analog part can be set minutely. Normally use data $=0$.
0 : Default (100\%)
1: 150\%
2: 50\%
3: 80\%


- Clamp (D0 to D4 of address H'F2)

Determine the OB part level with digital code of ADC output.
Clamp level $=$ setting data $\times 2+14$
Default data is $9=32$ LSB.

- HGstop-Hsel, HGain-Nsel (D8 to D11 of address H’F2)

Determine the lead-in speed of OB clamp. Details are referred to page 7. PGA gain need to be changed for switch the high speed leading mode. Transfer the gain $+1 /-1$ to previous field, its switch to high speed leading mode.

- Low_PWR (D12 of address H'F2)

Switch circuit current and frequency characteristic.
Data $=0: 36 \mathrm{MHz}$ guarantee
Data $=1: 25 \mathrm{MHz}$ guarantee

- ADSEL (D14 of address H'F2)

Data $=0$ : Select CDS_in
Data $=1$ : Select ADC_in

- Reset (D15 of address H’F2)

Software reset.

$$
\begin{aligned}
& \text { Data }=1: \text { Normal } \\
& \text { Data }=0: \text { Reset }
\end{aligned}
$$

Offset calibration should be done when starting up with using this bit. Details are referred to page 23 .

| Address |  |  |  |  |  |  |  | STD1[7:0] (L) |  |  |  |  |  |  |  | STD2[15:8] (H) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |

- Address H'F3 are all testing data.

Normally set to all 0 ., or do not transfer the data.


- MON (D0 to D2 of address H'F4)

Select the pulse which output to pin MON (pin 60).

| When D0 to D2: 0, Fix to Low | When 1, ADCLK |
| :---: | :--- |
| When 2, SP1 | When 3, SP2 |
| When 4, OBP | When 5, PBLK |
| When 6, CPDM | When 7, DLL_test |

- H12Baff (D3 to D6 of address H'F4)

Select the buffer size which output to pin H1A, H2A (pin 22, 26).
D3: 2 mA buffer
D4: 4 mA buffer
D5: 10 mA buffer
D6: 14 mA buffer
Above data can be on/off individually. Default is D6 can be on only. ( 18 mA buffer)

- VD latch (D7 of address H'F4)

Data $=0$ : Gain data is determined when CS rising
Data $=1$ : Gain data is determined when VD falling
Differential Code and Gray Code (D8 to D12 of address H’F4)

- Gray code (D8 to D9 of address H’F4)

DC output code can be change to following type.

| Gray Code [1] | Gray Code [0] | Output Code |
| :--- | :--- | :--- |
| 0 | 0 | Binary code |
| 0 | 1 | Gray code |
| 1 | 0 | Differential encoded binary |
| 1 | 1 | Differential encoded gray |

- Serial data setting items (D10 to D12 of address H'F4)

| Setting Bit | Setting Contents |
| :--- | :--- |
| Gray_test[0] Standard data output timing control signal <br> (Refer to the following table) <br> Gray_test[1] ADCLK polar with OBP. (Lo $\rightarrow$ Positive edge, HI $\rightarrow$ Negative edge) <br> Gray_test[2] ADe |  |

- Standard data output timing

Gray_test[1] Gray_test[0] Standard Data Output Timing

| Low | Low | Third and fourth |
| :--- | :--- | :--- |
| Low | High | Fourth and fifth |
| High | Low | Fifth and sixth |
| High | High | Sixth and seventh |

Ripple (pseudo outline made by quantized error) occurres on the point which swithing the ADC output multiple bit in parallel. When switching the several of ADC output at the same time, ripple (pseudo outline caused by miss quantization) occurs to the image.
Differential code and gray code are recommended for this countermeasure.
Figure 10 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital output bit can be reduced and easily to reduce the ripple using this function.
This function is especially effective for longer the settings of sensor more than clk $=30 \mathrm{kHz}$, and ADC output.
Figure 11 indicates the timing specifications.


Figure 10 Differential Code, Gray Code Circuit


Figure 11 Differential Code Timing Specifications
To use differential code, complex circuit is necessary at DSP side.


Figure 12 Complex Circuit Example


| Address |  |  |  |  |  |  |  | STD1[7:0] (L) |  |  |  |  |  | STD2[15:8] (H) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | D6 | D5 | D4 | D2 | D1 | D0 | D15 | D14 | D13 | D12 | D10 | D9 | D8 |
|  |  |  |  |  |  |  |  | P_SP2 |  |  | P_SP1 2, |  |  | 2,3 divided select |  | P_RG |  | P_ADCLK |  |  |

- Address H'F5 sets the DLL delay time and selects the $1 / 4$ phase. Details are on the next page. And D15 of address H'F8 can switch $2 / 3$ divided mode but ensure that this address data relative to valid/invalid.

|  | D15 of address H'F8 $=\mathbf{0}$ | D15 of address H'F8 $=\mathbf{1}$ |
| :--- | :--- | :--- |
| Divided mode | 2 divided, $1 / 4$ phase select | 3 divided, $1 / 6$ phase select |
| D0 to D7 of address H'F5 | Valid | Invalid |
| D0 to D14 of address H'F8 | Invalid | Valid |

- Phase settings of high speed pulse (address H'F5 to H'F8)
(1) Select the $1 / 4$ phase from figure 13 at 2 divided mode (D15 $=0$ of address H'F8).

Select the $1 / 6$ phase from figure 14 at 3 divided mode (D15 $=1$ of address H'F8).
.....P_SP1, P_SP2, P_ADCLK, P_RG
(2) Then select the necessary delay time from figure 15 .
.....DL_SP1, DL_SP2, DL_RG, DL_ADCLK
RG can be set both of rising / falling edge optionally.


Figure 132 Divided Mode, 1/4 Phase Select (Valid at D15 $=0$ of address H'F8)


Figure 143 Divided Mode, 1/6 Phase Select (Valid at D15 = 1 of address H'F8)

## Default Value of Each Phases

|  | P_SP1 | P_SP2 | P_ADCLK | P_RG |
| :--- | :--- | :--- | :--- | :--- |
| 2 divided mode | 1 | 2 | 1 | 0 |
| 3 divided mode | 0 | 3 | 1 | 5 |

Note: $50 \%$ of duty pulse makes tr , tf of RG by DLL.

| Address |  |  |  |  |  |  |  | STD1[7:0] (L) |  |  |  |  |  |  |  |  | STD2[15:8] (H) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | D12 | D11 |  | D9 | D8 |
|  |  |  |  |  |  |  |  | DL_SP2 |  |  |  | DL_SP1 |  |  |  |  | CDS_test DL_ADCLK |  |  |  |  |


(3) Setting method of DLL

1. DLL step decides the how many divide the 1 cycle of sensor CLK. For reference, set 1 ns (when 2 ns DLL_current bit $=0$, when 1 set to 1 ns )
Can be set 16 to 64 steps by 4 steps.
Steps $=4+(4 \times N)$; possible to set $N=3$ to 15
Recommended steps is clk_in = when 11 to $14 \mathrm{MHz}: \mathrm{H}^{\prime} \mathrm{OE}(60$ steps)
when 14 to 22MHz: H'09(40 steps) when 22 to 50 MHz : H'1E(60 steps) when 50 to 72 MHz : $\mathrm{H}^{\prime} 19(40 \mathrm{steps})$
2. Can be change each 4 type of pulse 0 to 15 steps with 1 step. (1 ns or 2 ns divide)
3. Select the 2 ns divide when sensor CLK is less than 15 MHz .


Figure 15 Analog Delay (DLL) Circuit Block.

- CDS_test (D12 of address H'F6)

It is testing data. Normally set to 0 .

- Dummy clamp current (D9 to 8 of address H’F7)

$$
\begin{aligned}
\text { Data }=\text { When } 0,1 / 4 & \text { When } 1,1 / 8 \\
\text { When } 2,1 / 16 & \text { When } 3,1 / 32
\end{aligned}
$$

Details are refer to page 12 .

- Dummy clamp threshold (D12 to 10 of address H'F7)

$$
\begin{array}{rlr}
\text { Data }= & \text { When } 0, \text { off } & \text { When } 1,+32 \\
& \text { When } 2,+64 & \text { When 3, +96 } \\
& \text { When } 4,+128 & \\
& \text { When } 5,+160 \\
& & \text { When } 7,+224
\end{array}
$$

Details are refer to page 12 .

## Operation Sequence at Power On



Timing Specifications of High Speed Pulse


## Notice for Use

1. Careful handling is necessary to prevent damage due to static electricity.
2. This product has been developed for consumer applications, and should not be used in non-consumer applications.
3. As this IC is sensitive to power line noise, the ground impedance should be kept as small as possible. Also, to prevent latchup, a ceramic capacitor of $0.1 \mu \mathrm{~F}$ or more and an electrolytic capacitor of $10 \mu \mathrm{~F}$ or more should be inserted between the ground and power supply.
4. Common connection of $A V_{D D}$ and $D V_{D D}$ should be made off-chip. If $A V_{D D}$ and $D V_{D D}$ are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.
5. If a noise filter is necessary, make a common connection after passage through the filter, as shown in the figure below.

6. Connect $\mathrm{AV}_{\mathrm{SS}}$ and $\mathrm{DV}_{\mathrm{SS}}$ off-chip using a common ground. If there are separate analog system and digital system set grounds, connect to the analog system.
7. When $V_{D D}$ is specified in the data sheet, this indicates $A V_{D D}$ and $D V_{D D}$.
8. No Connection (NC) pins are not connected inside the IC, but it is recommended that they be connected to power supply or ground pins or left open to prevent crosstalk in adjacent analog pins.
9. To ensure low thermal resistance of the package, a Cu-type lead material is used. As this material is less tolerant of bending than Fe-type lead material, careful handling is necessary.
10. The infrared reflow soldering method should be used to mount the chip. Note that general heating methods such as solder dipping cannot be used.
11. Serial communication should not be performed during the effective video period, since this will result in degraded picture quality. Also, use of dedicated ports is recommended for the SCK and SDATA signals used in the HD49330AF. If ports are to be shared with another IC, picture quality should first be thoroughly checked.
12. At power-on, automatic adjustment of the offset voltage generated from PGA, ADC, etc., must be implemented in accordance with the power-on operating sequence (see page 24).
13. Ripple noise of $\mathrm{DC} / \mathrm{DC}$ converter which generates the voltage of analog part should set under -50 dB with power supply voltage.

## Example of Recommended External Circuit




## Package Dimensions



RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials
2. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of Renesas Techno therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
information before purchasing a product listed herein.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
3. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
4. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp product distributor when considering the use of is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
5. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and Any diversion or reexport contrary to the export control laws and regula
Plase contact Renesas Technolion is prohibited
6. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585900

## Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380700 , Fax: <49> (89) 9293011
Renesas Technology Hong Kong Ltd.
Renesas Technology Hong Kong Ltd.
T/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, \#99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

